intel_galile_rev_g: pinmap add definition for io.
* PWM working * SPI working Signed-off-by: Thomas Ingleby <thomas.c.ingleby@intel.com>
This commit is contained in:
@@ -87,11 +87,13 @@ maa_intel_galileo_gen2()
|
|||||||
b->pins[3].gpio.pullup_enable = 17;
|
b->pins[3].gpio.pullup_enable = 17;
|
||||||
b->pins[3].pwm.pinmap = 1;
|
b->pins[3].pwm.pinmap = 1;
|
||||||
b->pins[3].pwm.parent_id = 0;
|
b->pins[3].pwm.parent_id = 0;
|
||||||
b->pins[3].pwm.mux_total = 2;
|
b->pins[3].pwm.mux_total = 3;
|
||||||
b->pins[3].pwm.mux[0].pin = 76;
|
b->pins[3].pwm.mux[0].pin = 76;
|
||||||
b->pins[3].pwm.mux[0].value = 0;
|
b->pins[3].pwm.mux[0].value = 0;
|
||||||
b->pins[3].pwm.mux[1].pin = 64;
|
b->pins[3].pwm.mux[1].pin = 64;
|
||||||
b->pins[3].pwm.mux[1].value = 1;
|
b->pins[3].pwm.mux[1].value = 1;
|
||||||
|
b->pins[3].pwm.mux[2].pin = 16;
|
||||||
|
b->pins[3].pwm.mux[2].value = 0;
|
||||||
//ADD Othher Bits?
|
//ADD Othher Bits?
|
||||||
|
|
||||||
strncpy(b->pins[4].name, "IO4", 8);
|
strncpy(b->pins[4].name, "IO4", 8);
|
||||||
@@ -113,11 +115,13 @@ maa_intel_galileo_gen2()
|
|||||||
b->pins[5].gpio.complex_cap = (maa_pin_cap_complex_t) {1,1,0,1,1};
|
b->pins[5].gpio.complex_cap = (maa_pin_cap_complex_t) {1,1,0,1,1};
|
||||||
b->pins[5].gpio.output_enable = 18;
|
b->pins[5].gpio.output_enable = 18;
|
||||||
b->pins[5].gpio.pullup_enable = 19;
|
b->pins[5].gpio.pullup_enable = 19;
|
||||||
b->pins[5].pwm.pinmap = 3;
|
b->pins[5].pwm.pinmap = 4;
|
||||||
b->pins[5].pwm.parent_id = 0;
|
b->pins[5].pwm.parent_id = 0;
|
||||||
b->pins[5].pwm.mux_total = 1;
|
b->pins[5].pwm.mux_total = 2;
|
||||||
b->pins[5].pwm.mux[0].pin = 66;
|
b->pins[5].pwm.mux[0].pin = 66;
|
||||||
b->pins[5].pwm.mux[0].value = 1;
|
b->pins[5].pwm.mux[0].value = 1;
|
||||||
|
b->pins[5].pwm.mux[1].pin = 18;
|
||||||
|
b->pins[5].pwm.mux[1].value = 0;
|
||||||
|
|
||||||
strncpy(b->pins[6].name, "IO6", 8);
|
strncpy(b->pins[6].name, "IO6", 8);
|
||||||
b->pins[6].capabilites = (maa_pincapabilities_t) {1,1,1,0,0,0,0};
|
b->pins[6].capabilites = (maa_pincapabilities_t) {1,1,1,0,0,0,0};
|
||||||
@@ -131,9 +135,11 @@ maa_intel_galileo_gen2()
|
|||||||
b->pins[6].gpio.pullup_enable = 21;
|
b->pins[6].gpio.pullup_enable = 21;
|
||||||
b->pins[6].pwm.pinmap = 5;
|
b->pins[6].pwm.pinmap = 5;
|
||||||
b->pins[6].pwm.parent_id = 0;
|
b->pins[6].pwm.parent_id = 0;
|
||||||
b->pins[6].pwm.mux_total = 1;
|
b->pins[6].pwm.mux_total = 2;
|
||||||
b->pins[6].pwm.mux[0].pin = 68;
|
b->pins[6].pwm.mux[0].pin = 68;
|
||||||
b->pins[6].pwm.mux[0].value = 1;
|
b->pins[6].pwm.mux[0].value = 1;
|
||||||
|
b->pins[6].pwm.mux[1].pin = 20;
|
||||||
|
b->pins[6].pwm.mux[1].value = 0;
|
||||||
|
|
||||||
strncpy(b->pins[7].name, "IO7", 8);
|
strncpy(b->pins[7].name, "IO7", 8);
|
||||||
b->pins[7].capabilites = (maa_pincapabilities_t) {1,1,0,0,0,0,0};
|
b->pins[7].capabilites = (maa_pincapabilities_t) {1,1,0,0,0,0,0};
|
||||||
@@ -163,9 +169,11 @@ maa_intel_galileo_gen2()
|
|||||||
b->pins[9].gpio.pullup_enable = 23;
|
b->pins[9].gpio.pullup_enable = 23;
|
||||||
b->pins[9].pwm.pinmap = 7;
|
b->pins[9].pwm.pinmap = 7;
|
||||||
b->pins[9].pwm.parent_id = 0;
|
b->pins[9].pwm.parent_id = 0;
|
||||||
b->pins[9].pwm.mux_total = 1;
|
b->pins[9].pwm.mux_total = 2;
|
||||||
b->pins[9].pwm.mux[0].pin = 70;
|
b->pins[9].pwm.mux[0].pin = 70;
|
||||||
b->pins[9].pwm.mux[0].value = 1;
|
b->pins[9].pwm.mux[0].value = 1;
|
||||||
|
b->pins[9].pwm.mux[1].pin = 22;
|
||||||
|
b->pins[9].pwm.mux[1].value = 0;
|
||||||
|
|
||||||
strncpy(b->pins[10].name, "IO10", 8);
|
strncpy(b->pins[10].name, "IO10", 8);
|
||||||
b->pins[10].capabilites = (maa_pincapabilities_t) {1,1,1,0,0,0,0};
|
b->pins[10].capabilites = (maa_pincapabilities_t) {1,1,1,0,0,0,0};
|
||||||
@@ -179,9 +187,11 @@ maa_intel_galileo_gen2()
|
|||||||
b->pins[10].gpio.pullup_enable = 27;
|
b->pins[10].gpio.pullup_enable = 27;
|
||||||
b->pins[10].pwm.pinmap = 11;
|
b->pins[10].pwm.pinmap = 11;
|
||||||
b->pins[10].pwm.parent_id = 0;
|
b->pins[10].pwm.parent_id = 0;
|
||||||
b->pins[10].pwm.mux_total = 1;
|
b->pins[10].pwm.mux_total = 2;
|
||||||
b->pins[10].pwm.mux[0].pin = 74;
|
b->pins[10].pwm.mux[0].pin = 74;
|
||||||
b->pins[10].pwm.mux[0].value = 1;
|
b->pins[10].pwm.mux[0].value = 1;
|
||||||
|
b->pins[10].pwm.mux[1].pin = 26;
|
||||||
|
b->pins[10].pwm.mux[1].value = 0;
|
||||||
|
|
||||||
strncpy(b->pins[11].name, "IO11", 8);
|
strncpy(b->pins[11].name, "IO11", 8);
|
||||||
b->pins[11].capabilites = (maa_pincapabilities_t) {1,1,1,0,1,0,0};
|
b->pins[11].capabilites = (maa_pincapabilities_t) {1,1,1,0,1,0,0};
|
||||||
@@ -197,17 +207,21 @@ maa_intel_galileo_gen2()
|
|||||||
b->pins[11].gpio.pullup_enable = 25;
|
b->pins[11].gpio.pullup_enable = 25;
|
||||||
b->pins[11].pwm.pinmap = 9;
|
b->pins[11].pwm.pinmap = 9;
|
||||||
b->pins[11].pwm.parent_id = 0;
|
b->pins[11].pwm.parent_id = 0;
|
||||||
b->pins[11].pwm.mux_total = 2;
|
b->pins[11].pwm.mux_total = 3;
|
||||||
b->pins[11].pwm.mux[0].pin = 72;
|
b->pins[11].pwm.mux[0].pin = 72;
|
||||||
b->pins[11].pwm.mux[0].value = 1;
|
b->pins[11].pwm.mux[0].value = 1;
|
||||||
b->pins[11].pwm.mux[1].pin = 44;
|
b->pins[11].pwm.mux[1].pin = 44;
|
||||||
b->pins[11].pwm.mux[1].value = 0;
|
b->pins[11].pwm.mux[1].value = 0;
|
||||||
|
b->pins[11].pwm.mux[2].pin = 24;
|
||||||
|
b->pins[11].pwm.mux[2].value = 0;
|
||||||
b->pins[11].spi.pinmap = 1;
|
b->pins[11].spi.pinmap = 1;
|
||||||
b->pins[11].spi.mux_total = 2;
|
b->pins[11].spi.mux_total = 3;
|
||||||
b->pins[11].spi.mux[0].pin = 72;
|
b->pins[11].spi.mux[0].pin = 72;
|
||||||
b->pins[11].spi.mux[0].value = 0;
|
b->pins[11].spi.mux[0].value = 0;
|
||||||
b->pins[11].spi.mux[0].pin = 44;
|
b->pins[11].spi.mux[1].pin = 44;
|
||||||
b->pins[11].spi.mux[0].value = 1;
|
b->pins[11].spi.mux[2].value = 1;
|
||||||
|
b->pins[11].pwm.mux[2].pin = 24;
|
||||||
|
b->pins[11].pwm.mux[2].value = 0;
|
||||||
|
|
||||||
strncpy(b->pins[12].name, "IO12", 8);
|
strncpy(b->pins[12].name, "IO12", 8);
|
||||||
b->pins[12].capabilites = (maa_pincapabilities_t) {1,1,0,0,1,0,0};
|
b->pins[12].capabilites = (maa_pincapabilities_t) {1,1,0,0,1,0,0};
|
||||||
@@ -220,7 +234,7 @@ maa_intel_galileo_gen2()
|
|||||||
b->pins[12].spi.pinmap = 1;
|
b->pins[12].spi.pinmap = 1;
|
||||||
b->pins[12].spi.mux_total = 1;
|
b->pins[12].spi.mux_total = 1;
|
||||||
b->pins[12].spi.mux[0].pin = 42;
|
b->pins[12].spi.mux[0].pin = 42;
|
||||||
b->pins[12].spi.mux[0].value = 1;
|
b->pins[12].spi.mux[0].value = 0;
|
||||||
// THIS NEEDS TESTING UNSURE IF MOSI WILL BE EXPOSED.
|
// THIS NEEDS TESTING UNSURE IF MOSI WILL BE EXPOSED.
|
||||||
|
|
||||||
strncpy(b->pins[13].name, "IO13", 8);
|
strncpy(b->pins[13].name, "IO13", 8);
|
||||||
@@ -234,9 +248,11 @@ maa_intel_galileo_gen2()
|
|||||||
b->pins[13].gpio.output_enable = 30;
|
b->pins[13].gpio.output_enable = 30;
|
||||||
b->pins[13].gpio.pullup_enable = 31;
|
b->pins[13].gpio.pullup_enable = 31;
|
||||||
b->pins[13].spi.pinmap = 1;
|
b->pins[13].spi.pinmap = 1;
|
||||||
b->pins[13].spi.mux_total = 1;
|
b->pins[13].spi.mux_total = 2;
|
||||||
b->pins[13].spi.mux[0].pin = 46;
|
b->pins[13].spi.mux[0].pin = 46;
|
||||||
b->pins[13].spi.mux[0].value = 1;
|
b->pins[13].spi.mux[0].value = 1;
|
||||||
|
b->pins[13].spi.mux[1].pin = 30;
|
||||||
|
b->pins[13].spi.mux[1].value = 0;
|
||||||
|
|
||||||
//ANALOG
|
//ANALOG
|
||||||
strncpy(b->pins[14].name, "A0", 8);
|
strncpy(b->pins[14].name, "A0", 8);
|
||||||
|
|||||||
Reference in New Issue
Block a user