Private
Public Access
2
0
Commit Graph

1152 Commits

Author SHA1 Message Date
Jan Kiszka
11e65ee9bf uart: Convert rtscts and xonxoff in mraa_uart_settings into mraa_boolean_t
This aligns the getter with the setter (mraa_uart_set_flowcontrol).

Signed-off-by: Jan Kiszka <jan.kiszka@siemens.com>
2021-06-29 11:48:16 -07:00
Jan Kiszka
aeb0b331b5 uart: Fix software flow control management
Rather than updating IXON/IXOFF in termios, mraa_uart_set_flowcontrol
was incorrectly issuing a stop or start character on mode changes. This
lead to spurious transmission in setups that actually wanted to disable
software flow control. And it prevented enabling it (which could have
been checked also by reading back the state via mraa_uart_settings).

Signed-off-by: Jan Kiszka <jan.kiszka@siemens.com>
2021-06-29 11:48:16 -07:00
Arora, Jeet
31c4a8d0db Added Intel Learning kit to platforms.
Signed-off-by: Arora, Jeet <jeet.arora@intel.com>
Signed-off-by: Thomas Ingleby <thomas.ingleby@intel.com>
2021-04-07 12:41:08 -07:00
Chuckduey
bb1c6df16b Added Raspberry Pi 400 to platforms
Signed-off-by: Chuckduey <cduey@msn.com>
2021-02-01 13:35:09 -08:00
Mihai Tudor Panu
1a66c6dc6a python2: remove ability to build python2 bindings from project
This removes Python 2 package generation from the project to encourage safer development with Python 3 instead. Documentation for the generated modules switched to Python 3. Default interpreter is now Python 3 but can be overridden if needed for running the tests only on older environments.

Signed-off-by: Mihai Tudor Panu <mihai.tudor.panu@intel.com>
2020-10-28 09:41:43 -07:00
gowtham.r
aa7c41983f fixing size missmatch between snprintf and actual size.
Signed-off-by: gowtham.r <gowtham.r@adlinktech.com>
2020-09-21 20:05:54 -07:00
Chuckduey
f24fcf5a6e Added Pi 4 8GB to Pi 4 section
Signed-off-by: Chuckduey <cduey@msn.com>
2020-09-15 10:40:12 -07:00
Fabrice Fontaine
cb88e4dd1f CMakeLists.txt: add BUILDCPP option
C++ is a mandatory dependency since version 1.4.0 and
122cab1f1e

As a result, build on embedded toolchains that do not support C++ fails
on:

CMake Error at CMakeLists.txt:2 (project):
  The CMAKE_CXX_COMPILER:

    /home/naourr/work/instance-1/output-1/per-package/mraa/host/bin/arm-linux-g++

  is not a full path to an existing compiler tool.

Fixes:
 - http://autobuild.buildroot.org/results/31086422e03611c16ab59c4418e3669b580bc0c0

Signed-off-by: Fabrice Fontaine <fontaine.fabrice@gmail.com>
2020-09-15 10:39:42 -07:00
Jandrioli
d74b0d8a73 Fix code to set SPI frequency/clock
Signed-off-by: Jandrioli <joao_andrioli@hotmail.com>
2020-09-15 10:38:37 -07:00
akgnah
710106d99f rockpi4: add model c support
Signed-off-by: akgnah <1024@setq.me>
2020-09-15 10:38:03 -07:00
Jefferson Lee
da36b7ae84 Added the mraa_strresult function
Signed-off-by: Jefferson Lee <jeffersonlee2000@gmail.com>
2020-09-15 10:37:05 -07:00
gowtham.r
68e75edcad Adding alias name LEC-ALAI for LEC-AL-AI platform.
Signed-off-by: gowtham.r <gowtham.r@adlinktech.com>
2020-09-15 10:36:11 -07:00
gowtham.r
52d1d93d00 Changed serial port address in ARM platform, chenged the spritnf call to snprintf call for safty reason. fixed other warnings.
Signed-off-by: gowtham.r <gowtham.r@adlinktech.com>
2020-09-15 10:36:11 -07:00
Chuckduey
c10e72b494 Added V1.2 for Pi 4 2GB and 4GB
Signed-off-by: Chuckduey <cduey@msn.com>
2020-05-07 13:36:03 -07:00
Chuck Duey
f58cdc9da4 Added Raspberry Pi 4 1GB 2GB and 4GB to the list of detected platforms
Signed-off-by: Chuck Duey <cduey@msn.com>
2020-01-10 09:33:19 -08:00
kathaashok
bb736e762b fixing indentation issues reported by eclipse mraa
Signed-off-by: kathaashok <katha.ashok@adlinktech.com>
2020-01-10 07:33:18 -08:00
katha ashok
ef8c0fb541 Fixing minor issues. supporting LEC-AL-AI board
Signed-off-by: katha ashok <katha.ashok@adlinktech.com>
2020-01-10 07:33:18 -08:00
Brian Lee
63de2c4c3a rockpi4.c: fixed pwm issue
e.g.:
    cv2 import at the beginning throws the error:
    import cv2
    import mraa
    import time
    ...

    Error:
    ValueError: Error initialising PWM on pin

Signed-off-by: Brian Lee <brian@vamrs.com>
2020-01-09 10:11:58 -08:00
Michael Campion
1d18da9a22 upxtreme: add spdx tags to source files
Remove MIT notice and replace with SPDX tags in UP Xtreme sources.

Signed-off-by: Michael Campion <michael.campion@emutex.com>
2020-01-06 15:17:55 +00:00
Michael Campion
d954599045 upxtreme: Add UP Xtreme support
UP Xtreme is based on the Intel(R) Core(TM) i3/i5/i7 Whiskey Lake SoCs.
The UP Xtreme presents one Raspberry Pi compatible HAT connector.

This implementaion supports i2c, spi, uart, adc and gpio through the
40pin HAT connector.

Gpio chardev capabilities have been disabled in this implementation. When
gpio chardev capabilities are enabled an input becomes unreadable after an
isr has been registered to the pin. See here for details:

https://github.com/intel-iot-devkit/mraa/issues/937

Tested on UP Xtreme, with UP Board Linux kernel 5.0.0
Features tested: gpio, gpio interrupts, i2c, spi, adc and uart.

Signed-off-by: Michael Campion <michael.campion@emutex.com>
2020-01-06 15:17:55 +00:00
Carsten Menke
79043568dd made Rock Pi 4 working again with recent 5.x kernels
Signed-off-by: Carsten Menke <cm@p-i-u.de>
2019-12-29 20:14:42 +00:00
gowtham.r
4ba5da1144 adding Adlink IPi SMARC x86/ARM support
Signed-off-by: gowtham.r <gowtham.r@adlinktech.com>
2019-12-03 07:52:58 -08:00
Benxi Liu
3b2f80b6e2 uart: fix xonxoff value in mraa_uart_settings()
the value of xonxoff(IXON|IXOFF) resides in the c_iflag field in
struct termios, not c_cflag.

Signed-off-by: Benxi Liu <bxliu@linux.alibaba.com>
2019-12-03 07:52:58 -08:00
Thomas Ingleby
c1eeb8ab87 eclipse: change Java namespace
io.mraa -> org.eclipse.mraa

Signed-off-by: Thomas Ingleby <thomas.ingleby@intel.com>
2019-11-13 13:14:20 -08:00
Thomas Ingleby
170bdd104f spdx: add spdx tags to most files
Large change that removes the duplicated MIT notice withe a spdx tag

Signed-off-by: Thomas Ingleby <thomas.ingleby@intel.com>
2019-05-23 10:09:12 -07:00
Manivannan Sadhasivam
0a12c5a017 gpio: Introduce mraa_gpio_init_by_name API
This commit introduces mraa_gpio_init_by_name API for initializing
a GPIO by its line name provided by the kernel. This feature depends
on the GPIO chardev support and also the line names present in devicetree
or board files. Accessing GPIO using its line name, removes the dependency
from MRAA specific pin mapping and provides a cleaner way to access GPIOs.
This will solve the issue created by an external gpiochip probing before
the SoC's internal gpio controller and thereby making the MRAA pin mapping
wrong.

Currently, this API only supports initializing a single GPIO at a time.

Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
2019-05-10 16:29:13 +05:30
Manivannan Sadhasivam
111e6be8f7 96boards: Add chardev support to Rock960
Add chardev support to Rock960 96Boards.

Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
2019-05-10 16:24:41 +05:30
Brian Lee
b8349c0ffe rockpi4: Add rockpi4 support
Closes #958

Signed-off-by: Brian Lee <brian@vamrs.com>
Signed-off-by: Thomas Ingleby <thomas.ingleby@intel.com>
2019-03-28 13:09:46 -07:00
Mihai Tudor Panu
8942117b2e x86.c: add missing platform init call when MRAAPLATFORMFORCE is set to IEI Tank
Signed-off-by: Mihai Tudor Panu <mihai.tudor.panu@intel.com>
2019-03-26 22:17:25 -07:00
Mihai Tudor Panu
7f8d3876e3 clang-format: reapply to recently modified sources
Signed-off-by: Mihai Tudor Panu <mihai.tudor.panu@intel.com>
2019-03-06 13:14:09 -08:00
Cosmin Popescu
41fc378099 initio.c: Fix for null pointer passed as parameter
Signed-off-by: Cosmin Popescu <gabrielcosmin.popescu@gmail.com>
Signed-off-by: Mihai Tudor Panu <mihai.tudor.panu@intel.com>
2019-03-06 12:13:01 -08:00
Cosmin Popescu
c821c19899 mraa:c Fix dereference of null pointer
Signed-off-by: Cosmin Popescu <gabrielcosmin.popescu@gmail.com>
Signed-off-by: Mihai Tudor Panu <mihai.tudor.panu@intel.com>
2019-03-06 12:12:52 -08:00
Cosmin Popescu
89473e5ba4 gpio.c: Add fix for closing of uninitialzed fds
Signed-off-by: Cosmin Popescu <gabrielcosmin.popescu@gmail.com>
Signed-off-by: Mihai Tudor Panu <mihai.tudor.panu@intel.com>
2019-03-06 12:12:43 -08:00
Cosmin Popescu
d60bab2082 gpio:c fix for gpio_group memory leak
Signed-off-by: Cosmin Popescu <gabrielcosmin.popescu@gmail.com>
Signed-off-by: Mihai Tudor Panu <mihai.tudor.panu@intel.com>
2019-03-06 12:12:34 -08:00
Cosmin Popescu
18b4ac5663 mraa.c: Fix memory leak
Signed-off-by: Cosmin Popescu <gabrielcosmin.popescu@gmail.com>
Signed-off-by: Mihai Tudor Panu <mihai.tudor.panu@intel.com>
2019-03-06 12:12:25 -08:00
Adelin Dobre
4ec830fcc6 jsonplatform.c: Add fix for passing null as parameter
Signed-off-by: Adelin Dobre <adelin.dobre@rinftech.com>
Signed-off-by: Mihai Tudor Panu <mihai.tudor.panu@intel.com>
2019-03-06 12:12:17 -08:00
Adelin Dobre
6e85bcd902 jsonplatform.c: Add fix for dereferencing of a null pointer
Signed-off-by: Adelin Dobre <adelin.dobre@rinftech.com>
Signed-off-by: Mihai Tudor Panu <mihai.tudor.panu@intel.com>
2019-03-06 12:12:08 -08:00
Adelin Dobre
1278089e84 initio.c: Add fix for potential leak memory
Signed-off-by: Adelin Dobre <adelin.dobre@rinftech.com>
Signed-off-by: Mihai Tudor Panu <mihai.tudor.panu@intel.com>
2019-03-06 12:11:50 -08:00
Adelin Dobre
ba201fcad2 initio.c: Add fix for passing null as parameter
Signed-off-by: Adelin Dobre <adelin.dobre@rinftech.com>
Signed-off-by: Mihai Tudor Panu <mihai.tudor.panu@intel.com>
2019-03-06 12:11:42 -08:00
Adelin Dobre
8ded6f1f6d initio.c: Add fix for passing null pointer as argument
Signed-off-by: Adelin Dobre <adelin.dobre@rinftech.com>
Signed-off-by: Mihai Tudor Panu <mihai.tudor.panu@intel.com>
2019-03-06 12:11:33 -08:00
Cosmin Popescu
88a8bb22b6 mraa.c: Add fix for dereferencing of a null pointer
Signed-off-by: Cosmin Popescu <gabrielcosmin.popescu@gmail.com>
Signed-off-by: Mihai Tudor Panu <mihai.tudor.panu@intel.com>
2019-03-06 12:11:21 -08:00
Cosmin Popescu
9fe2883e6a gpio.c: Add fix for dereferencing of a null pointer
Signed-off-by: Cosmin Popescu <gabrielcosmin.popescu@gmail.com>
Signed-off-by: Mihai Tudor Panu <mihai.tudor.panu@intel.com>
2019-03-06 12:11:10 -08:00
Cosmin Popescu
5169021afd mraa.c: Add fix for potential memory leak
Signed-off-by: Cosmin Popescu <gabrielcosmin.popescu@gmail.com>
Signed-off-by: Mihai Tudor Panu <mihai.tudor.panu@intel.com>
2019-03-06 12:10:59 -08:00
Cosmin Popescu
6252d25729 x86/intel_galileo_rev_g.c: Removed switch break after return
Signed-off-by: Cosmin Popescu <gabrielcosmin.popescu@gmail.com>
Signed-off-by: Mihai Tudor Panu <mihai.tudor.panu@intel.com>
2019-03-06 12:10:48 -08:00
Cosmin Popescu
b75731d9d3 iio/iio.c: Fix typo
Signed-off-by: Cosmin Popescu <gabrielcosmin.popescu@gmail.com>
Signed-off-by: Mihai Tudor Panu <mihai.tudor.panu@intel.com>
2019-03-06 12:10:35 -08:00
Cosmin Popescu
9cb508f5d2 iio/iio.c: Add fix for access of variable before error check
Signed-off-by: Cosmin Popescu <gabrielcosmin.popescu@gmail.com>
Signed-off-by: Mihai Tudor Panu <mihai.tudor.panu@intel.com>
2019-03-06 12:10:06 -08:00
Cosmin Popescu
2bb200aa04 iio/iio.c: Add fix for division by 0 bug
Signed-off-by: Cosmin Popescu <gabrielcosmin.popescu@gmail.com>
Signed-off-by: Mihai Tudor Panu <mihai.tudor.panu@intel.com>
2019-03-06 12:09:51 -08:00
Sai Hari Chandana Kalluri
b425c99030 [PATCH] Ultra96: Add support for ultra96
Add support for Ultra96 board: Ultra96 is an Arm-based, Xilinx Zynq
UltraScale+ MPSoC development board based on the Linaro 96Boards
Consumer Edition specification.

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Peter Ryser <peter.ryser@xilinx.com>
Signed-off-by: Manjukumar Matha <manjukumar.harthikote-matha@xilinx.com>
Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
Signed-off-by: Alex Tereschenko <alext.mkrs@gmail.com>
2019-02-23 20:46:49 +01:00
Burak Han
08b2cefebe DE10-Nano: Detection For Different Kernels
To detect DE10-Nano with default config.

Signed-off-by: Burak Han Corak<burakhancorak@gmail.com>
Signed-off-by: Thomas Ingleby <thomas.ingleby@intel.com>
2019-02-21 10:10:35 -08:00
Adelin Dobre
d0c884e67d initio.c: Fix parse issue inside mraa_io_init
Signed-off-by: Adelin Dobre <adelin.dobre@rinftech.com>
Signed-off-by: Thomas Ingleby <thomas.ingleby@intel.com>
2019-02-21 09:53:54 -08:00