5b2ecd18ae
Signed-off-by: Mihai Tudor Panu <mihai.tudor.panu@intel.com> Signed-off-by: Brendan Le Foll <brendan.le.foll@intel.com>
89 lines
4.7 KiB
Markdown
89 lines
4.7 KiB
Markdown
UP Squared Board {#up2}
|
|
================================
|
|
UP Squared is based on the Intel® Celeron™ N3350 or the Intel® Pentium™ N4200, formerly ApolloLake™.
|
|
|
|
For the full specification please refer to the main specification page here:
|
|
|
|
http://www.up-board.org/upsquared/specifications-up2
|
|
|
|
Interface notes
|
|
-----------------------
|
|
The Up Squared present one Raspberry Pi compatible HAT connector and a 60 pin exHAT connector. Currently this implementation only support the interfaces through the HAT connector.
|
|
|
|
**I2C**
|
|
- 2 channels
|
|
- Support: standard-mode (100kHz), fast-mode (400kHz), Fast-mode plus (1MHz), High-speed mode (3.4MHz)
|
|
- Bus frequency can be selected in BIOS settings
|
|
- The default i2c channel is the one connected to the pin 3,5 of the hat
|
|
- On some OSes the i2c-dev kernel module may need to be loaded manually to export the i2c device nodes
|
|
|
|
**SPI**
|
|
- Bus frequencies up to 10MHz are supported
|
|
- 3 chip-selects
|
|
- To enable SPI device nodes the ACPI tables need to be overwritten as explained [here](https://up-community.org/wiki/Pinout_UP2#SPI_Ports)
|
|
|
|
**PWM**
|
|
- Up to 3 channel of PWM
|
|
|
|
**UART**
|
|
- 1 high-speed UART is available
|
|
- Supporting baud rates up to 3686400 baud
|
|
- Hardware flow-control signals are available on pins 11/36 (RTS/CTS)
|
|
|
|
Please note that a kernel with UP board support is required to enable the I/O
|
|
interfaces above.
|
|
|
|
Refer to http://www.up-community.org for more information.
|
|
|
|
Pin Mapping
|
|
--------------------
|
|
The GPIO numbering in the following pin mapping is based on the Raspberry Pi
|
|
model 2 and B+ numbering scheme.
|
|
|
|
NOTE: the i2c device numbering depend on various factor and cannot be trusted:
|
|
the right way of determining i2c (and other devices) numbering is through PCI
|
|
physical device names. See the source code in src/x86/up2.c for details.
|
|
|
|
| MRAA no. | Function | Rpi GPIO | Sysfs GPIO | mraa device |
|
|
|----------|--------------|------------|------------|-----------------|
|
|
| 1 | 3V3 VCC | | | |
|
|
| 2 | 5V VCC | | | |
|
|
| 3 | I2C_SDA | 2 | 462 | I2C0 |
|
|
| 4 | 5V VCC | | | |
|
|
| 5 | I2C_SCL | 3 | 463 | I2C0 |
|
|
| 6 | GND | | | |
|
|
| 7 | GPIO(4) | 4 | 433 | |
|
|
| 8 | UART_TX | 14 | 477 | UART0 |
|
|
| 9 | GND | | | |
|
|
| 10 | UART_RX | 15 | 476 | UART0 |
|
|
| 11 | UART_RTS | 17 | 478 | UART0 |
|
|
| 12 | I2S_CLK | 18 | 326 | |
|
|
| 13 | GPIO(27) | 27 | 432 | |
|
|
| 14 | GND | | | |
|
|
| 15 | GPIO(22) | 22 | 431 | |
|
|
| 16 | PWM3 | 23 | 471 | PWM3 |
|
|
| 17 | 3V3 VCC | | | |
|
|
| 18 | GPIO(24) | 24 | 405 | |
|
|
| 19 | SPI0_MOSI | 10 | 422 | SPI0 |
|
|
| 20 | GND | | | |
|
|
| 21 | SPI0_MISO | 9 | 421 | SPI0 |
|
|
| 22 | GPIO(25) | 25 | 402 | |
|
|
| 23 | SPI0_SCL | 11 | 418 | SPI0 |
|
|
| 24 | SPI0_CS0 | 8 | 419 | SPI0 |
|
|
| 25 | GND | | | |
|
|
| 26 | SPI0_CS1 | 7 | 420 | SPI0 |
|
|
| 27 | ID_SD | 0 | 464 | I2C1 |
|
|
| 28 | ID_SC | 1 | 465 | I2C1 |
|
|
| 29 | GPIO(5) | 5 | 430 | |
|
|
| 30 | GND | | | |
|
|
| 31 | GPIO(6) | 6 | 404 | |
|
|
| 32 | PWM0 | 12 | 468 | PWM0 |
|
|
| 33 | PWM1 | 13 | 469 | PWM1 |
|
|
| 34 | GND | | | |
|
|
| 35 | I2S_FRM | 19 | 327 | |
|
|
| 36 | UART_CTS | 16 | 479 | UART0 |
|
|
| 37 | GPIO(26) | 26 | 403 | |
|
|
| 38 | I2S_DIN | 20 | 328 | |
|
|
| 39 | GND | | | |
|
|
| 40 | I2S_DOUT | 21 | 329 | |
|